

Interference Search

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L2	0	703/13-15.ccls. and (bidirectional and model and hdl and NMOS).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:42
L3	1	703/13-15.ccls. and (bidirectional and model and wire).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:43
L4	0	703/13-15.ccls. and (NMOS and impedance).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:43
L5	0	703/13-15.ccls. and (NMOS and truth and table).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:44
L6	0	703/13-15.ccls. and (NMOS and (truth adj table)).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:45
L7	1	703/13-15.ccls. and (vHDL and vital).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:46
L8	1	703/13-15.ccls. and (port and control and mechanism).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:46
L9	1	703/13-15.ccls. and (port and delay and annotated).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:46

L10	4	703/13-15.ccls. and (port and enable).clm.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2005/07/26 17:47
L11	9	(US-4963863-\$ or US-5202593-\$ or US-5396435-\$ or US-6442738-\$ or US-6496955-\$ or US-6553338-\$ or US-6587999-\$ or US-6751744-\$ or US-6763503-\$).did.	USPAT	OR	OFF	2005/07/26 17:55
L12	5	(US-5455521-\$ or US-5455928-\$ or US-5801549-\$ or US-6480817-\$ or US-6909307-\$).did.	USPAT	OR	OFF	2005/07/26 17:57

Inventor Search.

Inventor Name Search Result

Page 1 of 1

PALM INTRANET

Day : Tuesday
Date : 7/26/2005
Time : 18:36:09

Inventor Name Search Result

Your Search was:

Last Name = GRUPP
First Name = RICHARD

Application#	Patent#	Status	Date Filed	Title	Inventor Name
10906467	Not Issued	030	02/22/2005	MECHANISM TO PROVIDE TEST ACCESS TO THIRD-PARTY MACRO CIRCUITS EMBEDDED IN AN ASIC (APPLICATION-SPECIFIC INTEGRATED CIRCUIT)	GRUPP, RICHARD J.
10709382	Not Issued	020	04/30/2004	ACCESS METHOD FOR EMBEDDED JTAG TAP CONTROLLER INSTRUCTION REGISTERS	GRUPP, RICHARD J.
10605747	Not Issued	020	10/23/2003	MULTI-VALUED OR SINGLE STRENGTH SIGNAL DETECTION IN A HARDWARE DESCRIPTION LANGUAGE	GRUPP, RICHARD J.
09854038	Not Issued	080	05/11/2001	BIDIRECTIONAL WIRE I/O MODEL AND METHOD FOR DEVICE SIMULATION	GRUPP, RICHARD J.
08232536	Not Issued	150	12/14/1992	METHOD AND APPARATUS FOR POWER MANAGEMENT IN VIDEO SUBSYSTEMS	GRUPP, RICHARD J.

Inventor Search Completed: No Records to Display.

Search Another: Inventor

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)

PALM INTRANET

Day : Tuesday
Date: 7/26/2005
Time: 18:36:48

Inventor Name Search Result

Your Search was:

Last Name = TSYRKINA
First Name = YELENA

Application#	Patent#	Status	Date Filed	Title	Inventor Name
02854038	Not Issued	080	05/11/2001	BIDIRECTIONAL WIRE I/O MODEL AND METHOD FOR DEVICE SIMULATION	TSYRKINA, YELENA M.

Inventor Search Completed: No Records to Display.

Search Another: Inventor

To go back use Back button on your browser toolbar.

Back to [\[ALML ASSIGNMENT\] QASIS](#) Home page

Ref #	Hits	Search Query	Dbs	Default Operator	Plurals	Time Stamp
S22 4	307	703/15.cds.	USPAT	OR	OFF	2005/07/26 17:38
S22 3	167	703/16.cds.	USPAT	OR	OFF	2005/07/26 17:31
S22 2	319	S221 and model	USPAT	OR	OFF	2005/07/26 17:24
S22 1	551	S220 and (bidirectional (bi adj directional))	USPAT	OR	OFF	2005/07/26 17:21
S22 0	5306	703/1-28.cds.	USPAT	OR	OFF	2005/07/26 17:20
S21 8	277	703/21.cds.	USPAT	OR	OFF	2005/07/26 17:19
S21 7	233	703/25.cds.	USPAT	OR	OFF	2005/07/26 17:18
S21 6	157	703/17.cds.	USPAT	OR	OFF	2005/07/26 17:14
S21 3	0	timing with simulat\$ with input with port with delay	USPAT; USOCR; EPO; JPO; DERIVENT; IBM_TDB	OR	OFF	2005/07/26 13:13
S21 2	0	annotate with timing with simulat\$ with input with port with delay	USPAT; USOCR; EPO; JPO; DERIVENT; IBM_TDB	OR	OFF	2005/07/26 13:13
S21 0	1506	annotate timing with simulat\$ with input with port with delay	USPAT; USOCR; EPO; JPO; DERIVENT; IBM_TDB	OR	OFF	2005/07/26 13:13
S21 1	1329	S210	USPAT	OR	OFF	2005/07/26 13:11
S20 9	8	S208 and (wire and delay)	USPAT	OR	OFF	2005/07/26 13:11
S20 8	233	703/25.cds.	USPAT	OR	OFF	2005/07/26 12:56
S17 5	233	703/25.cds.	USPAT	OR	OFF	2005/07/26 12:56
S20 7	80	(bus adj) repeater) and (model\$5 simulat\$6)	USPAT	OR	OFF	2005/07/25 19:10
S11 3	30	("4161786" "4604689" "4768188" "4837788" "4974153" "5036473").PM. OR ("5202593").URPN.	US-PCRPUB; USPAT; USOCR	OR	OFF	2005/07/25 19:01

Search History 7/26/2005 6:39:55 PM Page 1
C:\Documents and Settings\jasa\My Documents\LAST\Workspaces\0985-4038_new.wsp

S20 3	0	S202 near wire near load	USPAT	OR	OFF	2005/07/25 18:59
S20 2	52	verilog near model	USPAT	OR	OFF	2005/07/25 18:59
S20 1	1	"09/85-4038"	US-PCRPUB	OR	OFF	2005/07/25 18:34
S20 0	31	("4161786" "4604689" "4768188" "4837788" "4974153" "5036473").PM. OR ("5202593").URPN.	US-PCRPUB; USPAT; USOCR	OR	OFF	2005/07/25 15:47
S19 9	1	"5202593".PM.	US-PCRPUB; USPAT; USOCR	OR	OFF	2005/07/25 15:47
S19 8	43	verilog same media same disk\$	USPAT	OR	OFF	2005/07/25 15:47
S19 7	201	S195 and disks	USPAT	OR	OFF	2005/07/25 15:47
S19 6	1	S195 and CDR0M	USPAT	OR	OFF	2005/07/25 15:47
S19 5	584	verilog and media	USPAT	OR	OFF	2005/07/25 15:47
S19 4	185	verilog and vHDL and (timing with delay)	USPAT	OR	OFF	2005/07/25 15:47
S19 3	160	verilog and HDL and (timing with delay)	USPAT	OR	OFF	2005/07/25 15:47
S19 2	76	input adj2 port adj delay	USPAT	OR	OFF	2005/07/25 15:47
S19 1	185	input adj2 port adj2 delay	USPAT	OR	OFF	2005/07/25 15:47
S19 0	197	input and port adj delay	USPAT	OR	OFF	2005/07/25 15:47
S18 9	51	timing adj report	USPAT	OR	OFF	2005/07/25 15:47
S18 8	40	S187 and verilog	USPAT	OR	OFF	2005/07/25 15:47
S18 7	1504	annotate timing with simulat\$ with input with port with delay	USPAT; USOCR; EPO; JPO; DERIVENT; IBM_TDB	OR	OFF	2005/07/25 15:47
S18 6	2	S185 and NMOS	USPAT	OR	OFF	2005/07/25 15:47
S18 5	75	S184 same (simulat\$ or emulat\$ or model\$ or process\$ or execut\$)	USPAT	OR	OFF	2005/07/25 15:47
S18 4	267	timing with delay with port	USPAT	OR	OFF	2005/07/25 15:47

Search History 7/26/2005 6:39:55 PM Page 2
C:\Documents and Settings\jasa\My Documents\LAST\Workspaces\0985-4038_new.wsp

Updated End E. Dark Search

S18 3	29339	timing with delay	USPAT	OR	OFF	2005/07/25 15:47
S18 2	3	timing with propagation with delay	USPAT	OR	OFF	2005/07/25 15:47
S18 1	22	S178 with signal	USPAT	OR	OFF	2005/07/25 15:47
S18 0	0	S178 with signal with integrity	USPAT	OR	OFF	2005/07/25 15:47
S17 9	1	S178 with directional	USPAT	OR	OFF	2005/07/25 15:47
S17 8	369	virtual with port with connection	USPAT	OR	OFF	2005/07/25 15:47
S17 7	2	NMOS with verilog	USPAT	OR	OFF	2005/07/25 15:47
S17 6	8	S175 and verilog	USPAT	OR	OFF	2005/07/25 15:47
S17 4	8	crosspoint with NMOS	USPAT	OR	OFF	2005/07/25 15:47
S17 3	0	HDL same (channel with bi-directional)	US-PCPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB	OR	OFF	2005/07/25 15:47
S17 2	141	HDL same channel	US-PCPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB	OR	OFF	2005/07/25 15:47
S17 1	22	S170 and (detection same change)	US-PCPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB	OR	OFF	2005/07/25 15:47
S17 0	526	HDL and Channel and (bus or path) and port	US-PCPUB; USPAT; USOCR; EPO; JPO; DERVENT; IBM_TDB	OR	OFF	2005/07/25 15:47
S16 9	47	HDL and (Bus adl functional adl Model)	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S16 8	36	S167 and port and matching	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47

Search History 7/26/2005 6:39:55 PM Page 3
C:\Documents and Settings\jasek\My Documents\EA\ST\Workspaces\0985-038_new.wsp

S16 7	240	HDL same path	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S16 6	10527	HDL	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S16 5	11	S164 and path and (change same detection)	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S16 4	283	HDL same port	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S16 3	3	S162 and (change same detection)	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S16 2	82	S161 and HDL	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S16 1	7980	port same programming	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S16 0	1	1996KR-0018252	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S15 9	46	(bi-directional with buffer).ti.	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S15 8	1	1997GB-0024259	US-PCPUB; USPAT; DERVENT	OR	OFF	2005/07/25 15:47
S15 7	1	"20040162711"	US-PCPUB; USPAT	OR	OFF	2005/07/25 15:47
S15 6	0	S155 near wire near load	USPAT	OR	OFF	2005/07/25 15:47
S15 5	52	verilog near model	USPAT	OR	OFF	2005/07/25 15:47
S15 4	21	("4488354" "4683384" "4744084" "4791357" "4821173" "4942317" "4978633" "4980889" "5105373" "5166937" "5300835" "5317698" "5406147" "5426591" "5426739" "5428750" "5452229" "5479123" "5481484" "5535223" "5572437").PN.	US-PCPUB; USPAT; USOCR	OR	OFF	2005/07/25 15:47
S15 3	3	("6480817").URNP.	USPAT	OR	OFF	2005/07/25 15:47
S15 2	20	model same (10 near pad)	USPAT	OR	OFF	2005/07/25 15:47

Search History 7/26/2005 6:39:55 PM Page 4
C:\Documents and Settings\jasek\My Documents\EA\ST\Workspaces\0985-038_new.wsp

S15	4	S149 same load	USPAT	OR	OFF	2005/07/25 15:47
S15	0	S149 same verilog	USPAT	OR	OFF	2005/07/25 15:47
S14	69	S148 with model	USPAT	OR	OFF	2005/07/25 15:47
S14	1440	simulate\$ with wire	USPAT	OR	OFF	2005/07/25 15:47
S14	3311	simulate\$ same wire	USPAT	OR	OFF	2005/07/25 15:47
S14	1	"6584598".pn.	USPAT	OR	OFF	2005/07/25 15:47
S14	1	"6496955".pn.	USPAT	OR	OFF	2005/07/25 15:47
S14	1	"5999734".pn.	USPAT	OR	OFF	2005/07/25 15:47
S14	52	half adj duplex adj modem	USPAT	OR	OFF	2005/07/25 15:47
S14	1	NN9012277	DERWENT; IBM_TDB	OR	OFF	2005/07/25 15:47
S14	11	S140 with path	USPAT	OR	OFF	2005/07/25 15:47
S14	355	(interconnect adj2 model\$)	USPAT	OR	OFF	2005/07/25 15:47
S13	4	(interconnect adj2 model\$) same load same delay	USPAT	OR	OFF	2005/07/25 15:47
S13	76	verilog and tran	USPAT	OR	OFF	2005/07/25 15:47
S13	1	annotate with path with delay	USPAT	OR	OFF	2005/07/25 15:47
S13	33	wire adj load adj model	USPAT	OR	OFF	2005/07/25 15:47
S13	12	S134 same simulate\$	USPAT	OR	OFF	2005/07/25 15:47
S13	148	wire adj model	USPAT	OR	OFF	2005/07/25 15:47
S13	1	((wire or path or line) adj (load or delay) adj (simulate\$ or emulate\$ or model)) same verilog	USPAT	OR	OFF	2005/07/25 15:47
S13	9	("5610833" "5629860" "5694344" "5706206" "6175947" "6189131" "6243653" "6291254" "6381730").pn.	US-PCPUB; USPAT; USOCR	OR	OFF	2005/07/25 15:47
S13	0	(US-6763503-\$).dtd.	USPAT	OR	OFF	2005/07/25 15:47

Search History 7/26/2005 6:39:55 PM Page 5
C:\Documents and Settings\jasekx\My Documents\EAST\Workspaces\09854038_new.wsp

S13	5	(model with wire).it.	USPAT	OR	OFF	2005/07/25 15:47
S12	0	characterize with wire with delay	USPAT	OR	OFF	2005/07/25 15:47
S12	64	model with wire with delay	USPAT	OR	OFF	2005/07/25 15:47
S12	27	timing with annotation with wire	USPAT	OR	OFF	2005/07/25 15:47
S12	34	S125 with timing	USPAT	OR	OFF	2005/07/25 15:47
S12	3100	wire with model	USPAT	OR	OFF	2005/07/25 15:47
S12	0	wire with timing with I/O with model	USPAT	OR	OFF	2005/07/25 15:47
S12	2	(US-5428750-\$ or US-5300835-\$).dtd.	USPAT	OR	OFF	2005/07/25 15:47
S12	21	("4488354" "4683394" "4744084" "4791357" "4821173" "4942317" "4978633" "4980889" "5105373" "5166937" "5300835" "5317698" "5406147" "5426591" "5426739" "5428750" "5452229" "5479123" "5481484" "5535223" "5572437").pn.	US-PCPUB; USPAT; USOCR	OR	OFF	2005/07/25 15:47
S12	1	("6480817").pn.	USPAT	OR	OFF	2005/07/25 15:47
S12	109	S117 same (port or node) same (path or loop or mesh)	USPAT	OR	OFF	2005/07/25 15:47
S11	5	S117 same (Verilog and VHDL)	USPAT	OR	OFF	2005/07/25 15:47
S11	109	S117 same (port or node) same (path or loop or mesh)	USPAT	OR	OFF	2005/07/25 15:47
S11	15280	S115 with S116	USPAT	OR	OFF	2005/07/25 15:47
S11	2356320	(bidirection\$ or (two adj2 way) or inout or duplex)) near\$3 (wire or line)	USPAT	OR	OFF	2005/07/25 15:47
S11	184343	(simulate\$ or emulate\$)	USPAT	OR	OFF	2005/07/25 15:47
S11	79	(bus adj repeater) and (model\$5 simulate\$6)	USPAT	OR	OFF	2005/05/03 13:58
S11	38	verilog same media same disk\$	USPAT	OR	OFF	2005/05/03 13:57
S90	3	timing with propagation with delay	USPAT	OR	OFF	2005/05/03 13:56

Search History 7/26/2005 6:39:55 PM Page 6
C:\Documents and Settings\jasekx\My Documents\EAST\Workspaces\09854038_new.wsp

S111	1	"S20293".ipn.	US-PGRUB; USPAT; USOCR;	OR	OFF	2005/05/03 11:21
S112	179	S108 and disks	USPAT	OR	OFF	2004/12/30 16:14
S110	1	S108 and CDROM	USPAT	OR	OFF	2004/12/30 16:14
S108	501	verilog and media	USPAT	OR	OFF	2004/12/30 16:12
S107	169	verilog and VHDL and (timing with delay)	USPAT	OR	OFF	2004/12/29 14:49
S106	145	verilog and HDL and (timing with delay)	USPAT	OR	OFF	2004/12/29 14:49
S96	1402	annotate timing with simulat\$ with input with port with delay	USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/29 14:32
S104	76	input adj2 port adj delay	USPAT	OR	OFF	2004/12/29 14:31
S103	180	input adj2 port adj2 delay	USPAT	OR	OFF	2004/12/29 14:29
S102	195	input and port adj delay	USPAT	OR	OFF	2004/12/29 14:26
S101	49	timing adj report	USPAT	OR	OFF	2004/12/29 14:25
S100	37	S96 and verilog	USPAT	OR	OFF	2004/12/29 14:01
S94	2	S93 and NMOS	USPAT	OR	OFF	2004/12/29 13:53
S93	71	S92 same (simulat\$ or emulat\$ or model\$ or process\$ or execut\$)	USPAT	OR	OFF	2004/12/29 13:53
S92	258	timing with delay with port	USPAT	OR	OFF	2004/12/29 13:48
S91	28458	timing with delay	USPAT	OR	OFF	2004/12/29 13:46
S87	1	S86 with directional	USPAT	OR	OFF	2004/12/29 13:42
S89	21	S86 with signal	USPAT	OR	OFF	2004/12/29 10:10
S88	0	S86 with signal with integrity	USPAT	OR	OFF	2004/12/29 10:09
S86	362	virtual with port with connection	USPAT	OR	OFF	2004/12/29 10:06
S85	2	NMOS with verilog	USPAT	OR	OFF	2004/12/29 10:06
S78	8	crosspoint with NMOS	USPAT	OR	OFF	2004/12/28 16:03
S83	7	S81 and verilog	USPAT	OR	OFF	2004/12/28 15:48
S81	227	703/25.cds.	USPAT	OR	OFF	2004/12/28 15:48

Search History 7/26/2005 6:39:55 PM Page 7
C:\Documents and Settings\jasaxena\My Documents\EAST\Workspaces\09854038_new.wsp

S77	0	HDL same (channel with bi-directional)	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 16:04
S76	121	HDL same channel	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:43
S75	21	S74 and (detection same change)	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:41
S74	446	HDL and Channel and (bus or path) and port	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:38
S63	45	(bi-directional with buffer) it.	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:36
S73	43	HDL and (Bus adj functional adj Model)	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:27
S72	34	S71 and port and matching	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:27
S71	216	HDL same path	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:26
S70	9226	HDL	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:25
S69	8	S68 and path and (change same detection)	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:25
S68	248	HDL same port	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:22
S67	2	S66 and (change same detection)	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:22
S66	72	S65 and HDL	US-PGRUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2004/12/27 15:20

Search History 7/26/2005 6:39:55 PM Page 8
C:\Documents and Settings\jasaxena\My Documents\EAST\Workspaces\09854038_new.wsp

S65	7229	port same programming	US-PCPUB; USPAT; DERVENT	OR	OFF	2004/12/27 15:20
S64	1	1996KR-0018252	DERVENT	OR	OFF	2004/12/27 14:39
S61	1	1997GB-0024259	US-PCPUB; USPAT; DERVENT	OR	OFF	2004/12/27 14:37
S60	1	"20040162711"	US-PCPUB; USPAT	OR	OFF	2004/12/27 14:05
S54	0	S53 near wire near load	USPAT	OR	OFF	2004/12/27 11:15
S53	49	verilog near model	USPAT	OR	OFF	2004/12/27 11:14
S50	20	model same (I/O near pad)	USPAT	OR	OFF	2004/12/27 11:13
S52	21	"4488354" "4683384" "4744084" "4791357" "4821173" "4942317" "4978633" "4980889" "5105373" "5166937" "5300835" "5317698" "5406147" "5426591" "5426739" "5428750" "5452229" "5479123" "5481484" "5535223" "5572437".PN.	US-PCPUB; USPAT; USOCR	OR	OFF	2004/12/27 11:07
S51	2	("6480817").URPN.	USPAT	OR	OFF	2004/12/27 11:07
S47	66	S46 with model	USPAT	OR	OFF	2004/12/27 11:02
S49	4	S47 same load	USPAT	OR	OFF	2004/12/27 10:59
S48	0	S47 same verilog	USPAT	OR	OFF	2004/12/27 10:59
S46	1377	simulate\$ with wire	USPAT	OR	OFF	2004/12/27 10:58
S45	3184	simulate\$ same wire	USPAT	OR	OFF	2004/12/27 10:58
S44	1	"5594598".PN.	USPAT	OR	OFF	2004/12/27 10:58
S43	1	"4496955".PN.	USPAT	OR	OFF	2004/12/27 10:57
S42	1	"5999734".PN.	USPAT	OR	OFF	2004/12/27 10:56
S41	52	half adj duplex adj. modem	USPAT	OR	OFF	2004/12/27 10:55
S30	1	NN9012277	DERVENT; IBM_TDB	OR	OFF	2004/12/27 10:32
S29	10	S28 with path	USPAT	OR	OFF	2004/12/23 16:43
S28	315	(interconnect adj2 model\$)	USPAT	OR	OFF	2004/12/23 16:42
S27	4	(interconnect adj2 model\$) same load same delay	USPAT	OR	OFF	2004/12/23 16:42
S26	66	verilog and tran	USPAT	OR	OFF	2004/12/23 13:53
S19	9	("5610833" "5629860" "5694344" "5706206" "6175947" "6189131" "6243653" "6291254" "6381730").PN.	US-PCPUB; USPAT; USOCR	OR	OFF	2004/12/23 13:50
S24	1	annotate with path with delay	USPAT	OR	OFF	2004/12/23 13:46
S23	32	wire adj. load adj. model	USPAT	OR	OFF	2004/12/23 13:46

Search History 7/26/2005 6:39:55 PM Page 9
C:\Documents and Settings\jasa\My Documents\EA\ST\Workspaces\09854038_new.wsp

S22	11	S21 same simulate\$	USPAT	OR	OFF	2004/12/23 13:43
S21	129	wire adj. model	USPAT	OR	OFF	2004/12/23 13:42
S20	1	((wire or path or line) adj (load or delay) adj (simulate\$ or emulate\$ or model)) same verilog	USPAT	OR	OFF	2004/12/23 13:42
S15	57	model with wire with delay	USPAT	OR	OFF	2004/12/23 13:37
S18	1	(US-6763503-\$).did.	USPAT	OR	OFF	2004/12/23 11:30
S17	4	(model with wire).it.	USPAT	OR	OFF	2004/12/23 11:28
S16	0	characterize with wire with delay	USPAT	OR	OFF	2004/12/23 11:25
S14	27	timing with annotation with wire	USPAT	OR	OFF	2004/12/23 10:38
S1	177034	(simulate\$ or emulate\$)	USPAT	OR	OFF	2004/12/23 10:26
S12	32	S11 with timing	USPAT	OR	OFF	2004/12/22 17:02
S11	2968	wire with model	USPAT	OR	OFF	2004/12/22 17:00
S10	0	wire with timing with I/O with model	USPAT	OR	OFF	2004/12/22 17:00
S4	107	S3 same (port or node) same (path or loop or mesh)	USPAT	OR	OFF	2004/12/22 16:59
S9	2	(US-5428750-\$ or US-5300835-\$). did.	USPAT	OR	OFF	2004/12/22 16:58
S8	21	"4488354" "4683384" "4744084" "4791357" "4821173" "4942317" "4978633" "4980889" "5105373" "5166937" "5300835" "5317698" "5406147" "5426591" "5426739" "5428750" "5452229" "5479123" "5481484" "5535223" "5572437".PN.	US-PCPUB; USPAT; USOCR	OR	OFF	2004/12/22 16:51
S7	1	("6480817").PN.	USPAT	OR	OFF	2004/12/22 16:50
S6	5	S3 same (Verilog and VHDL)	USPAT	OR	OFF	2004/12/22 16:04
S5	5	S4 same (control\$ or detect\$ or compare\$) same (change or value)	USPAT	OR	OFF	2004/12/22 15:57
S3	14702	S1 with S2	USPAT	OR	OFF	2004/12/22 15:55
S2	2293911	(bidirection\$ or ((two adj2 way) or inout or duplex)) near\$3 (wire or line)	USPAT	OR	OFF	2004/12/22 15:54

Search History 7/26/2005 6:39:55 PM Page 10
C:\Documents and Settings\jasa\My Documents\EA\ST\Workspaces\09854038_new.wsp

PORTAL
USPTO

Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

bidirectional load model

SEARCH

Terms used bidirectional load model

Feedback Report a problem Satisfaction survey

Found 34,481 of 158,639

Sort results by Save results to a Binder Try an Advanced Search

Display results Search Tips Try this search in The ACM Guide

expanded form Open results in a new window

Results 1 - 20 of 200 Result page: 1 2 3 4 5 6 7 8 9 10 Next

Best 200 shown Relevance scale

1 Space-time characteristics of ALOHA protocols in high-speed bidirectional bus networks
Whay Chiou Lee, Pierre A. Humblet
October 1995 *IEEE/ACM Transactions on Networking (TON)*, Volume 3 Issue 5
Full text available: [pdf\(1314.410 KB\)](#) Additional Information: full citation, references, citations, index terms

2 Aquarius: Logic simulation on an Engineering Workstation
Andrew Sangster, Jhon Monahan
June 1983 *Proceedings of the 20th conference on Design automation*
Full text available: [pdf\(606.71 KB\)](#) Additional Information: full citation, abstract, references, citations, index terms

Aquarius is an interactive hierarchical logic simulator designed to run in a multiple window (concurrent processing) environment on an Engineering Workstation. This approach lets an engineer iterate conveniently between simulation and modification of the logic model or input patterns. Because Aquarius is hierarchical, any subtree of the model may be simulated, facilitating bottom-up design verification. Aquarius uses an event-driven selective trace algorithm and 9 logic states. 1 ...

Keywords: Computer-aided engineering, Engineering workstation, Interactive simulation, Logic simulation, MOS simulation

3 An adversarial model for distributed dynamic load balancing
S. Muthukrishnan, Rajmohan Rajaraman
June 1998 *Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures*
Full text available: [pdf\(181.89 KB\)](#) Additional Information: full citation, references, citations, index terms

4 Fixed-alternate routing and wavelength conversion in wavelength-routed optical networks
Ramu Ramamurthy, Biswanath Mukherjee
June 2002 *IEEE/ACM Transactions on Networking (TON)*, Volume 10 Issue 3

<http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=509444889&CFTOKEN=3...> 7/26/2005

Full text available: [pdf\(461.95 KB\)](#) Additional Information: full citation, abstract, references, index terms

Consider an optical network which employs wavelength-routing crossconnects that enable the establishment of wavelength-division-multiplexed (WDM) connections between node pairs. In such a network, when there is no wavelength conversion, a connection is constrained to be on the same wavelength channel along its route. Alternate routing can improve the blocking performance of such a network by providing multiple possible paths between node pairs. Wavelength conversion can also improve the blocking ...

Keywords: WDM, adaptive routing, alternate routing, lightpath, optical network, wavelength conversion, wavelength routing

5 A performance model of deflection routing in multibuffer networks with nonuniform traffic
Joseph Bannister, Flaminio Borgonovo, Luigi Fratta, Mario Gerla
October 1995 *IEEE/ACM Transactions on Networking (TON)*, Volume 3 Issue 5
Full text available: [pdf\(1.29 MB\)](#) Additional Information: full citation, references, index terms

6 An MOS digital network model on a modified theyenin equivalent for logic simulation
Tsuyoshi Takahashi, Satoshi Kojima, Osamu Yamashiro, Kazuhiko Eguchi, Hideki Fukuda
June 1984 *Proceedings of the 21st conference on Design automation*
Full text available: [pdf\(387.72 KB\)](#) Additional Information: full citation, abstract, references, index terms

A novel analytical model of MOS digital networks, which is based on a modified Theyenin equivalent, is described. The model can handle all the primary circuits inherent in MOS technology, such as transistor logics, wired-ORs, tri-state circuits, charge-share operation, and bidirectional pass transistors etc., with precise estimation of delay time. The model has been implemented in a logic/fault simulator, named HASL-GT. Performance of 4 to 10 k events/sec has been obtained on HIT ...

7 Conservative simulation of load-balanced routing in a large ATM network model
C. D. Pham, H. Bruns, S. Fildes
July 1998 *ACM SIGSIM Simulation Digest. Proceedings of the twelfth workshop on Parallel and distributed simulation*, Volume 28 Issue 1
Full text available: [pdf\(938.77 KB\)](#) Additional Information: full citation, references, citations, index terms

8 DAB: interactive haptic painting with 3D virtual brushes
Bill Baxter, Vincent Scheib, Ming C. Lin, Dinesh Manocha
August 2001 *Proceedings of the 28th annual conference on Computer graphics and interactive techniques*
Full text available: [pdf\(10.82 MB\)](#) Additional Information: full citation, abstract, references, citations, index terms

We present a novel painting system with an intuitive haptic interface, which serves as an expressive vehicle for interactively creating painterly works. We introduce a deformable, 3D brush model, which gives the user natural control of complex brush strokes. The force feedback enhances the sense of realism and provides tactile cues that enable the user to better manipulate the paint brush. We have also developed a bidirectional, two-layer paint model that, combined with a palette interface ...

<http://portal.acm.org/results.cfm?coll=ACM&dl=ACM&CFID=509444889&CFTOKEN=3...> 7/26/2005

Keywords: Human Computer Interaction, deformable brush model, haptics, painting systems

9 AutoMod 1.1 (tutorial session)

Van B. Norman

December 1990 **Proceedings of the 22nd conference on Winter simulation**

Full text available: [pdf\(587.68 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

10 Interactive immersion in 3D graphics: Physically based virtual painting

Ming Lin, William Baxter, Vincent Scheib, Jeremy Werd

August 2004 **Communications of the ACM**, Volume 47 Issue 8

Full text available: [pdf\(280.71 KB\)](#) Additional Information: full citation, abstract, references, index, terms

Tapping the compelling illusion of physical interaction with paints, brushes, surfaces, color, and light, users express the nuances of their visual and emotional imaginations.

11 An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches

Changyu Kim, Doug Burger, Stephen W. Keckler

October 2002 **Proceedings of the 10th international conference on Architectural support for programming languages and operating systems**, Volume 37, 30, 36 Issue 10, 5, 5

Full text available: [pdf\(1.33 MB\)](#) Additional Information: full citation, abstract, references, citations, terms

Growing wire delays will force substantive changes in the designs of large caches. Traditional cache architectures assume that each level in the cache hierarchy has a single, uniform access time. Increases in on-chip communication delays will make the hit time of large on-chip caches a function of a line's physical location within the cache. Consequently, cache access times will become a continuum of latencies rather than a single discrete latency. This non-uniformity can be exploited to provide ...

12 The second generation molis mixed-mode simulator

C. F. Chen, C-Y Lo, H. N. Nham, Prasad Subramaniam

June 1984 **Proceedings of the 21st conference on Design automation**

Full text available: [pdf\(681.47 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

This paper describes the second generation MOTIS mixed-mode simulator. In particular, it extends the current modeling capabilities to include resistors, floating capacitors, and bidirectional transmission gates. It employs a relaxation algorithm with local time-step control for timing simulation, and a switch level approach for unit delay simulation. It provides logic and timing verification for general MOS circuits in a mixed-mode environment. The new simulator is being used for pro ...

13 On the stability of shuffle-exchange and bidirectional shuffle-exchange deflection networks

Soung C. Lew

February 1997 **IEEE/ACM Transactions on Networking (TON)**, Volume 5 Issue 1

Full text available: [pdf\(289.70 KB\)](#) Additional Information: full citation, references, index, terms

Keywords: deflection routing, hot-potato routing, network congestion, network stability,

packet switching, shuffle-exchange network

14 Peer-to-peer networks: Query-flood DoS attacks in gnutella

Neil Desvani, Hector Garcia-Molina

November 2002 **Proceedings of the 9th ACM conference on Computer and communications security**

Full text available: [pdf\(465.15 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

We describe a simple but effective traffic model that can be used to understand the effects of denial-of-service (DoS) attacks based on query floods in Gnutella networks. We run simulations based on the model to analyze how different choices of network topology and application level load balancing policies can minimize the effect of these types of DoS attacks. In addition, we also study how damage caused by query floods is distributed throughout the network, and how application-level policies ca ...

Keywords: denial-of-service, peer-to-peer, security

15 The nesC language: A holistic approach to networked embedded systems

David Gay, Philip Lewis, Robert von Behren, Matt Welsh, Eric Brewer, David Culler

May 2003 **ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation**, Volume 38 Issue 5

Full text available: [pdf\(177.98 KB\)](#) Additional Information: full citation, abstract, references, citations, index, terms

We present nesC, a programming language for networked embedded systems that represent a new design space for application developers. An example of a networked embedded system is a sensor network, which consists of (potentially) thousands of tiny, low-power "nodes," each of which execute concurrent, reactive programs that must operate with severe memory and power constraints. nesC's contribution is to support the special needs of this domain by exposing a programming model that incorporates ...

Keywords: C, TinyOS, components, concurrency, data races, first-order, modules, nesC, programming languages

16 Load balancing, selection sorting on the hypercube

C. G. Plaxton

March 1989 **Proceedings of the first annual ACM symposium on Parallel algorithms and architectures**

Full text available: [pdf\(1.16 MB\)](#) Additional Information: full citation, citations, index, terms

17 Data file management in shift-register memories

Werner E. Kluge

June 1978 **ACM Transactions on Database Systems (TODS)**, Volume 3 Issue 2

Full text available: [pdf\(1.22 MB\)](#) Additional Information: full citation, abstract, references, index, terms

The paper proposes a shift-register memory, structured as a two-dimensional array of uniform shift-register loops which are linked by flow-steering switches, whose switch control scheme is tailored to perform with great efficiency data management operations on sequentially organized files. The memory operates in a linear input/output mode to perform record insertion, deletion, and relocation on an existing file, and in a sublinear mode for rapid internal file movement to expedite file post ...

Keywords: LIFO/FIFO operation modes, data transformations, deletion, insertion, management of sequentially organized files, record retrieval, relocation, shift-register memories, updating

18 Modeling AGV systems using network constructs

Michael W. Sale, Catherine W. Stein
December 1987 **Proceedings of the 19th conference on Winter simulation**

Full text available: [pdf\(156.22.KB\)](#)

Additional information: full citation, abstract, references, citations, index terms

The network world view of SLAM II® has been demonstrated as an effective method for modeling manufacturing processes. An automatic guided vehicle system (AGVS), however, may be difficult because of the special nature of its resources and their activities. This paper presents the Material Handling Extension for SLAM II® (MH-EX). The MH-EX overcomes these difficulties through a specialized set of network capabilities. This paper begins by describing the unique requirements I ...

19 Earthmover-simulation tool for earthwork planning

Julio C. Martinez

December 1998 **Proceedings of the 30th conference on Winter simulation**

Full text available: [pdf\(183.00.KB\)](#)

Additional information: full citation, references, citations, index terms

20 Adding a vector unit to a superscalar processor

Francisco Quintana, Jesus Corbal, Roger Espasa, Mateo Valero

May 1999 **Proceedings of the 13th international conference on Supercomputing**

Full text available: [pdf\(1.75.MB\)](#) Additional information: full citation, references, citations, index terms

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)



Search: The ACM Digital Library The Guide

SEARCH

Feedback: Report a problem

Transmission gate modeling in an existing three-value simulator

Full text Full (278 KB)

Source

Proceedings of the 1992 ACM/IEEE Design Automation Conference, 1992
 June 1-3, 1992, Las Vegas, NV, USA
 ACM Press, New York, NY, USA

Author

Robert M. Madsen

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
 IEEE: Institute of Electrical and Electronics Engineers
 ACIS: Association for Computing Machinery

Publisher

IEEE Press, Piscataway, NJ, USA

Additional Information:

Abstract, References, Citings, Index Terms, Postscript, Peer

Tools and Actions:

Discussions, Find Similar Articles, Review This Article,
 Save This Article to a Binder, Display Format: BibTeX, Endnote, ACM Ref

ABSTRACT

Existing three value (0, 1, X) logic simulators cannot support the use of MOS transmission gates, but this deficiency can be easily eliminated by the addition of one logic value - the high impedance (Z) state. This paper demonstrates that complete transmission gate modeling, including bi-directional operation and Ratio Logic, can be accomplished with this single Z state and explicit node models; and, since four states require the same internal storage as three states, such an enhancement would not require a major software rewrite.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete list rather than only correct and linked references.

1. P. L. Fluke, P. R. Moorby, G. Musgrave, "Logic Simulation of Bi-Directional Tri-State Gates", Proceedings of the International Conference on Circuits and Computers, Port Chester, New York, October 1-3 1980, pp. 594-600.

2. Will Sherwood, A MOS modelling technique for a state true-value hierarchical logic simulation of automatic knowledge. Proceedings of the eighteenth design automation conference on Design automation, 6/25-28/85, June 28-July 01, 1981, Nashville, Tennessee, United States

3. J. Wantanabe, J. Miura, T. Kurachi, I. Suetsugu, "Seven Value Logic Simulation for MOS LSI Circuits", Proceedings of the International Conference on Circuits and Computers, Port Chester, New York, October 1-3, 1980, pp. 941-944.

CITINGS

P. L. Fluke, P. R. Moorby, G. Musgrave, An algebra for logic strength simulation, Proceedings of the twentieth design automation conference on Design automation, 6/15-18/83, June 22-29, 1983, Miami Beach, Florida, United States

INDEX TERMS

Primary Classification:

B. Hardware
 B.6 LOGIC DESIGN

General Terms:

Design

Peer to Peer - Readers of this Article have also read:

Data structures for quadtree approximation and compression
 Communications of the ACM 28, 9
 Hanan Samet

A hierarchical single-keylock access control using the Chinese remainder theorem
 Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
 Kim S. Lee, Huzhu Lu, D. D. Fisher

The GenStone object database management system
 Communications of the ACM 34, 10
 Paul Butterworth, Allen Ols, Jacob Stein

Putting innovation to work: adoption strategies for multimedia communication systems
 Communications of the ACM 34, 12
 Ellen Franck, Susan Ehrlich Rudman, Donna Cooper, Stephen Levine

An intelligent component database for behavioral synthesis
 Proceedings of the 27th ACM/IEEE conference on Design automation
 Gwo-Dong Chen, Daniel D. Gajski

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.
 Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player Real Player

[illegible]

↑ **ABSTRACT**

Modelling strategies and techniques are given for static and dynamic MOS transistors in a 4-state (0/low, 1/high, Z/high-impedance, U/undefined) logic simulator environment. General MOS modelling parameters are presented and a set of workable solutions are developed. Experience with these techniques is shown along with examples of devices at the "logical transistor" gate level. The technique is not the optimal general solution, but was found to be satisfactory for retrofitting an existing 4-state logic simulator to include MOS capabilities. The technique is not meant to replace analog circuit simulation, but is aimed at increasing the accuracy of MOS logic (gate level) simulation. We begin with a general bus model and extend it to handle transistors, pullups and pulldowns, and MOS logic gates. Examples are shown for a fractional transfer gate model that can be connected in any topological configuration.

↑ REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1. Ronald E. Bryant, "An Algorithm for MOS Logic Simulation," VLSI Memo No. 80-24, MIT Department of EECS, July, 1980. (Also to be published in *Lambda* magazine.)
2. Ronald E. Bryant, "MOSSIM: A Logic-Level Simulator for MOS LSI," User's Manual, Integrated Circuit Memo 80-21, MIT Department of EECS - July, 1980.
3. Carver Mead, Lynn Conway, *Introduction to VLSI Systems*, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979.
4. Richard Newton, University of California at Berkeley, private communication.
5. LOGIS User's Manual, Version 2, A Computer Utility Co., Santa Clara, Ca.
6. K. Hirabayashi, J. Watanabe, "Matis-Macromodel Timing Simulator for Large Scale Integrated MOS Circuits," 3rd USA-Japan Computer Conference Proceedings, pp. 457-61, Oct. 10-12, 1978, San Francisco, Ca, USA.
7. A.R. Newton, "Techniques for the Simulation of Large-Scale Integrated Circuits," IEEE Trans. Circuits and Systems, Vol. CAS-26, No. 9, pp. 741-9, Sept. 1979.
8. V. D. Agrawal, A. K. Bose, P. Korak, H. H. Nham, E. Paces-Skewes, "A mixed-mode simulator, Proceedings of the seventeenth design automation conference on Design automation, 6.618-6.525, June 23-25, 1980, Minneapolis, Minnesota.

CITINGS 4

Robert M. McDermott, Transmission rate modeling in an existing three-value simulator, Proceedings of the nineteenth design automation conference, p.678-681, January 1982

Andrew Sangster, Jilon Mondhan, Aquarius: Logic simulation on an Engineering Workstation, Proceedings of the Twentieth design automation conference, p.93-99, June 27-29, 1983, Miami Beach, Florida, United States

Z. Barzilai, L. Huisman, G. Silberman, D. Tang, J. L. Yip, "Simulating pass transistor circuits using logic simulation machines," Proceedings of the Twentieth design automation conference on Design automation, p.157-163, June 27-29, 1983, Miami Beach, Florida, United States

Isuayoshi Takahashi, Satoshi Kojima, Osamu Yamashiro, Kazuhiko Eguchi, Hideki Fukuda, An MOS digital network model on a modified thevenin equivalent for logic simulation, 21st Proceedings of the Design Automation Conference on Design automation, p.549-555, June 25-27, 1984, Albuquerque, New Mexico, United States

↑ INDEX TERMS

Primary Classification:

B. Hardware

↑ B 2 INTEGRATED CIRCUITS

↪ B.7.1 Types and Design Styles

Additional Classification:

B. Hardware

B.7 INTEGRATED CIRCUITS

4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
8

B.7.2 Design Aids

Subjects: Simulation

C. Computer_Systems_Organization

C.4 PERFORMANCE OF SYSTEMS

Subject: Modeling techniques

General Terms:

Design, Performance, Verification

Keywords:

Bus logic, Logic simulation, MOS models, Node models, Transfer gates

Collaborative Colleagues:

Will Sherwood: Richard E. Colcaqui

Peer to Peer - Readers of this Article have also read:

- Data structures for quadtree approximation and compression
Communications of the ACM 28, 9
Hanan Samet
- A hierarchical signal-key-lock access control using the Chinese remainder theorem
Proceedings of the 1992 ACM/SIGAPP Symposium on Applied computing
Kim S. Lee, Hui Zhu Lu, D. D. Fisher
- Putting innovation to work: adoption strategies for multimedia communication systems
Communications of the ACM 34, 12
Ellen Franck, Susan Ehrlich Rudman, Donna Cooper, Stephen Levine
- The GenSims object database management system
Communications of the ACM 34, 10
Paul Butterworth, Allen Otis, Jacob Stein
- An intelligent component database for behavioral synthesis
Proceedings of the 27th ACM/IEEE conference on Design automation
Gwo-Dong Chen, Daniel D. Gajski

The ACM Portal is published by the Association for Computing Machinery, Copyright © 2005 ACM, Inc.
Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads:  Adobe Acrobat  QuickTime  Windows Media Player  RealPlayer



Search Session History

Home | Login | Logout | Access Information | Alerts |
Welcome United States Patent and Trademark Office

BROWSE SEARCH IEEE XPLORE GUIDE

Tue, 26 Jul 2005, 4:47:44 PM EST

Search Query Display
[Redacted]

Edit an existing query or
compose a new query in the
Search Query Display.

- Select a search number (#)
to:
- Add a query to the Search Query Display
 - Combine search queries using AND, OR, or NOT
 - Delete a search
 - Run a search

- Recent Search Queries
- #1 (wire load model<in>metadata)
 - #2 (grupp r. j.<in>au)
 - #3 (wire model<in>metadata) <and> (simulation<in>metadata)
 - #4 (bidirectional model<in>metadata) <and> (verilog<in>metada...
 - #5 (bidirectional wire model<in>metadata)
 - #6 (path model<in>metadata)
 - #7 (((path model<in>metadata))<AND>(hdl<in>metadata))
 - #8 (((path model<in>metadata))<and>(verilog<in>metadata))
 - #9 (((path model<in>metadata))<and>(hardware description language<...
 - #10 (delay model<in>metadata) <and> (wire<in>metadata)
 - #11 (verilog<in>metadata)
 - #12 (delay model<in>metadata) <and> (wire<in>metadata)
 - #13 (((delay model<in>metadata) <and> (wire<in>metadata))<A...
 - #14 (delay model<in>metadata) <and> (wire<in>metadata)
 - #15 (((delay model<in>metadata) <and> (wire<in>metadata))<A...
 - #16 (delay model<in>metadata) <and> (wire<in>metadata)
 - #17 (((delay model<in>metadata) <and> (wire<in>metadata))<A...
 - #18 (crosspoint<in>metadata) <and> (bus model<in>metadata)
 - #19 (bus model<in>metadata)



Help Contact Us Privacy &
© Copyright 2005 IEEE -

- #20 (((bus model<in>metadata))<AND>(verilog<in>metadata))
- #21 (timing delay model<in>metadata) <and> (wire<in>metadata)...
- #22 (huang t.<in>au)

[Redacted]



Home | Login | Logout | Access Information | Alerts |
Welcome United States Patent and Trademark Office

Search Results

BROWSE SEARCH IEEE XPLORE GUIDE

Results for "bidirectional wire model<n>metadata"

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

Search Options

View Session History

New Search

Modify Search

(bidirectional wire model<n>metadata)

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

* Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance.

Powered by
#Inspeck

Help Contact Us Privacy &
© Copyright 2005 IEEE -



D Search Results

Results for "([([delay model<meta>data]<and> (wire<meta>data])<and>{hardware desc..."}
Your search matched 1 of 86 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

([([delay model<meta>data]<and> (wire<meta>data])<and>{hardware desc...}

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Abstract

- ☐ 1. A new performance driven placement method with the Elmore delay mod
VLSIs
Koida, T.; Ono, M.; Wakabayashi, S.; Nishimaru, Y.; Yoshida, N.;
Design Automation Conference, 1995. Proceedings of the ASP-DAC '95/CHDL
IFIP International Conference on Hardware Description Languages, IFIP Intern
Conference on Very Large Scale Integration., Asian and South Pacific
28 Aug.-1 Sept. 1995 Page(s):405 - 412
Digital Object Identifier 10.1109/ASPDAC.1995.486252
AbstractPlus | Full Text: PDF (832 KB) IEEE CNF

Indexed by
Inspect[Help](#) [Contact Us](#) [Privacy &](#)
© Copyright 2005 IEEE —



Home | Login | Logout | Access Information | Alerts |
Welcome United States Patent and Trademark Office

0 Search Results

Results for "(((bus model<ip>metadata j)<and>(verlog<in>metadata)))"

Your search matched 3 of 84 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

* Search Options

View Session History

New Search

* Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

(((bus model<ip>metadata j)<and>(verlog<in>metadata)))

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ C. Citation & Abstract

Select Article Information

☐ 1. Intertwined development and formal verification of a 60x bus model

Kaufmann, M.; Poley, C.;
Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings
IEEE International Conference on
12-15 Oct. 1997 Page(s):25 - 30
Digital Object Identifier 10.1109/ICCD.1997.628845
AbstractPlus | Full Text: PDF (668 KB) IEEE CNF

☐ 2. Formal verification of a bus structure modeled in SystemC

Habibi, A.; Tahar, S.; Halleb, L.;
Circuits and Systems, 2004. NEWCAS 2004. The 2nd Annual IEEE Northeast
20-23 June 2004 Page(s):61 - 64
Digital Object Identifier 10.1109/NEWCAS.2004.1359017
AbstractPlus | Full Text: PDF (389 KB) IEEE CNF

☐ 3. A Verilog to C compiler

Greaves, D.J.;
Rapid System Prototyping, 2000. RSP 2000. Proceedings. 11th International V
21-23 June 2000 Page(s):122 - 127
Digital Object Identifier 10.1109/WRSP.2000.855208
AbstractPlus | Full Text: PDF (164 KB) IEEE CNF

Indexed by
Inspection

Help Contact Us Privacy &
© Copyright 2005 IEEE -



Home | Login | Logout | Access Information | Alerts |
Welcome United States Patent and Trademark Office

IEEE Xplore
RELEASE 2.1

0 Search Results

Results for "(group r,j-dip>au)"
Your search matched 1 of 1198558 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

Search Options

View Session History

New Search

Modify Search

Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Abstract

- ☐ 1. A hybrid ASIC and FPGA architecture
Zuchowski, P.S.; Reynolds, C.B.; Grupp, R.J.; Davis, S.G.; Cremen, B.; Troxel
Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conferen
10-14 Nov. 2002 Page(s):187 - 194
Digital Object Identifier 10.1109/ICCAD.2002.1167533
AbstractPlus | Full Text: PDF (618 KB) IEEE CNF

Indexed by
Inspec

Help Contact Us Privacy &
© Copyright 2005 IEEE -



Author Search

BROWSE SEARCH IEEE XPLORE GUIDE

OPTION 1 Quick Find an Author: Enter a name to locate articles written by that author.

TSYRKINA

Example: Enter Lockett S to obtain a list of authors with the last name Lockett and the first initial S.

OPTION 2 Browse alphabetically

Select a letter from the list.
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Indexed by
#inspec

Help Contact Us Privacy Policy
© Copyright 2005 IEEE



Search Results

Results for: "wire model<meta>"

Your search matched 31 of 1198558 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

Search Options

View Session History

New Search

Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

Wire model<meta>" <and> (simulation<meta>)

Check to search only within this results set

Display Format: Citation & Abstract

Select Article Information

1. FDTD modeling of thin wires for simulating common-mode radiation from attached cables
Hockenson, D.M.; Dreniak, J.L.; Hubing, T.H.; Van Doren, T.P.;
Electromagnetic Compatibility, 1995. Symposium Record, 1995 IEEE International
on 14-18 Aug. 1995 Page(s):168 - 173
Digital Object Identifier 10.1109/EMC.1995.523540
AbstractPlus | Full Text: PDF(500 KB) IEEE CNF

2. Modeling wire antennas in wider simulations
Ruddle, A.R.; Ward, D.D.;
High Frequency Simulation in Practice (Digest No. 1997/010), IEEE Colloquium
8 May 1997 Page(s):10/1 - 10/8
AbstractPlus | Full Text: PDF(364 KB) IEEE CNF

3. Full-wave analysis of complicated transmission-line circuits using wire n
Tie Jun Cui; Wong Cho Chew; Jun-Sheng Zhao; Huah-Yung Chao;
Antennas and Propagation, IEEE Transactions on
Volume 50, Issue 10, Oct. 2002 Page(s):1350 - 1360
Digital Object Identifier 10.1109/TAP.2002.801374
AbstractPlus | References | Full Text: PDF(603 KB) IEEE JNL

4. Pattern analysis of uniform circular array
Du, K.-L.;
Antennas and Propagation, IEEE Transactions on
Volume 52, Issue 4, April 2004 Page(s):1125 - 1129
Digital Object Identifier 10.1109/TAP.2004.825802
AbstractPlus | References | Full Text: PDF(408 KB) IEEE JNL

5. Behaviour of copper matrix in quench process calculated by 2-strand 4-w
Kim, S.W.; Leroy, D.;
Applied Superconductivity, IEEE Transactions on
Volume 9, Issue 2, Part 1, June 1999 Page(s):1149 - 1152
Digital Object Identifier 10.1109/77.783502
AbstractPlus | References | Full Text: PDF(284 KB) IEEE JNL

6. A full-wave model of wire structures with arbitrary cross sections
Tie Jun Cui; Wong Cho Chew;

<http://ieeexplore.ieee.org/search/searchresult.jsp?query!=wire+model&scope!=metadatas&...> 7/26/2005

Electromagnetic Compatibility, IEEE Transactions on
Volume 45, Issue 4, Nov. 2003 Page(s):829 - 835
Digital Object Identifier 10.1109/EMC.2003.819082
AbstractPlus | References | Full Text: PDF(780 KB) IEEE JNL

7. An accurate thin-wire model for 3-D TLM simulations
Sewell, P.; Choong, Y.K.; Christopoulos, C.;
Electromagnetic Compatibility, IEEE Transactions on
Volume 45, Issue 2, May 2003 Page(s):207 - 217
Digital Object Identifier 10.1109/EMC.2003.810812
AbstractPlus | References | Full Text: PDF(771 KB) IEEE JNL

8. A wire model for the Sierpinski gasket type monopole antenna and a truly
bent-wire antenna
Bairos, J.S.;
Antennas and Propagation Society Symposium, 2004. IEEE
Volume 4, 20-25 June 2004 Page(s):3429 - 3432 Vol.4
Digital Object Identifier 10.1109/APS.2004.1330082
AbstractPlus | Full Text: PDF(313 KB) IEEE CNF

9. Developing a broadband circuit model for the Cutler VLF antenna
Simpson, T.; Roberts, M.; Berg, E.;
Antennas and Propagation Society International Symposium, 2001. IEEE
Volume 4, 8-13 July 2001 Page(s):250 - 253 vol.4
Digital Object Identifier 10.1109/APS.2001.959444
AbstractPlus | Full Text: PDF(160 KB) IEEE CNF

10. Improved wire modelling in TLM
Duffy, A.P.; Hering, J.L.; Benson, T.M.; Christopoulos, C.;
Microwave Theory and Techniques, IEEE Transactions on
Volume 42, Issue 10, Oct. 1994 Page(s):1978 - 1983
Digital Object Identifier 10.1109/22.320783
AbstractPlus | Full Text: PDF(520 KB) IEEE JNL

11. FDTD modeling of common-mode radiation from cables
Hockenson, D.M.; Dreniak, J.L.; Hubing, T.H.; Van Doren, T.P.;
Electromagnetic Compatibility, IEEE Transactions on
Volume 38, Issue 3, Aug. 1998 Page(s):376 - 387
Digital Object Identifier 10.1109/13.536068
AbstractPlus | References | Full Text: PDF(1228 KB) IEEE JNL

12. Current mode, low-power, on-chip signaling in deep-submicron CMOS to
Dhaou, I.B.; Ismail, M.; Tenhunen, H.;
Circuits and Systems I: Fundamental Theory and Applications, IEEE Transac
Circuits and Systems I: Regular Papers, IEEE Transactions on
Volume 50, Issue 3, Mar. 2003 Page(s):397 - 408
Digital Object Identifier 10.1109/TCSI.2003.808837
AbstractPlus | Full Text: PDF(618 KB) IEEE JNL

13. Wire-suspended dynamical system: stability analysis by tension-closure
Jonghoon Park; Wan-Kyun Chung; Wonkyu Moon;
Robotics, IEEE Transactions on [see also Robotics and Automation, IEEE Tra
Volume 21, Issue 3, June 2005 Page(s):288 - 308
Digital Object Identifier 10.1109/RO.2004.840888
AbstractPlus | Full Text: PDF(584 KB) IEEE JNL

14. Jitter in Deep Sub-Micron Interconnect
Jinwook Jung; Sheng Xu; Burleson, W.;

<http://ieeexplore.ieee.org/search/searchresult.jsp?query!=wire+model&scope!=metadatas&...> 7/26/2005

VLSI, 2005. Proceedings. IEEE Computer Society Annual Symposium on
11-12 May 2005 Page(s):84 - 89
Digital Object Identifier 10.1109/ISVLSI.2005.45
AbstractPlus | Full Text: PDF(368 KB) IEEE CNF

- ☐ 15. Modeling and radiation analysis of uniform circular array

Du, K.-L.; Swamy, M.N.S.;
Wireless Communication Systems, 2004. 1st International Symposium on
20-22 Sept. 2004 Page(s):125 - 129
Digital Object Identifier 10.1109/SWCS.2004.1407222
AbstractPlus | Full Text: PDF(580 KB) IEEE CNF

- ☐ 16. Design of miniaturized RF SAW duplexer package

Hao Dong; Wu, T.X.;
Ultrasonics, 2003 IEEE Symposium on
Volume 2, 5-8 Oct. 2003 Page(s):1157 - 1160 Vol.2
Digital Object Identifier 10.1109/ULTSYM.2003.1293106
AbstractPlus | Full Text: PDF(300 KB) IEEE CNF

- ☐ 17. Design of miniaturized RF SAW duplexer package

Dong, H.; Wu, T.X.; Cheema, K.S.; Abbott, B.P.; Finch, C.A.; Foo, H.;
Ultrasonics, 2003 IEEE Symposium on
Volume 1, 5-8 Oct. 2003 Page(s):807 - 810 Vol.1
Digital Object Identifier 10.1109/ULTSYM.2003.1293523
AbstractPlus | Full Text: PDF(301 KB) IEEE CNF

- ☐ 18. A new wire node for modeling thin wires in electromagnetic field problem
transmission line modeling

Naylor, P.; Christopoulos, C.;
Microwave Theory and Techniques, IEEE Transactions on
Volume 38, Issue 3, March 1990 Page(s):328 - 330
Digital Object Identifier 10.1109/22.45355
AbstractPlus | Full Text: PDF(216 KB) IEEE JNL

- ☐ 19. Heterogeneous architecture models for interconnect-motivated system d

Sek Meng Chai; Taha, T.M.; Willis, D.S.; Melindri, J.D.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 8, Issue 6, Dec. 2000 Page(s):560 - 570
Digital Object Identifier 10.1109/92.902860
AbstractPlus | References | Full Text: PDF(412 KB) IEEE JNL

- ☐ 20. Design of miniaturized RF SAW duplexer package

Hao Dong; Wu, T.X.; Cheema, K.S.; Abbott, B.P.; Finch, C.A.; Foo, H.;
Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on
Volume 51, Issue 7, July 2004 Page(s):849 - 858
Digital Object Identifier 10.1109/TUFFC.2004.1320744
AbstractPlus | Full Text: PDF(617 KB) IEEE JNL

- ☐ 21. Modeling of thin wires in a lossy medium for FDTD simulations

Baba, Y.; Nagaike, N.; Amisani, A.;
Electromagnetic Compatibility, IEEE Transactions on
Volume 47, Issue 1, Feb 2003 Page(s):54 - 60
Digital Object Identifier 10.1109/TEMC.2004.842115
AbstractPlus | Full Text: PDF(720 KB) IEEE JNL

- ☐ 22. Loaded-wire node for TLM method

Morente, J.A.; Porti, J.A.; Gimenez, G.; Gallego, A.;
Electronics Letters

Volume 28, Issue 2, 21 Jan. 1993 Page(s):182 - 184
AbstractPlus | Full Text: PDF(180 KB) IEEE JNL

- ☐ 23. Exploiting prediction to reduce power on buses

Wien, V.; Whitney, M.; Patel, Y.; Kubiatowicz, J.O.;
High Performance Computer Architecture, 2004. HPCA-10. Proceedings. 10th
Symposium on
14-18 Feb. 2004 Page(s):2 - 13
Digital Object Identifier 10.1109/HPCA.2004.10025
AbstractPlus | Full Text: PDF(472 KB) IEEE CNF

- ☐ 24. Modelling of quantum wires on various materials accounting the effect σ

Abramov, I.I.; Strogova, A.S.;
Microwave and Telecommunication Technology, 2004. CMTTC 2004. 2004 14
Crimson Conference on
13-17 Sept. 2004 Page(s):520 - 521
AbstractPlus | Full Text: PDF(1856 KB) IEEE CNF

- ☐ 25. Synthesizer: a multiple clock domain, power-aware, tile-based embedd

Oliver, J.; Rao, R.; Sultana, P.; Crandall, J.; Czernikowski, E.; Jones, L.W., IV;
Akella, V.; Chong, F.T.;
Computer Architecture, 2004. Proceedings. 31st Annual International Symposi
19-23 June 2004 Page(s):150 - 161
Digital Object Identifier 10.1109/ISCA.2004.1310771
AbstractPlus | Full Text: PDF(428 KB) IEEE CNF